Abstract-A fast locking digitally controlled phase-locked loop (DCPLL) with a novel frequency search algorithm is presented in this paper. The proposed frequency search algorithm can predict the target code by two predetermined codes and the two corresponding digital phase errors. To implement the proposed frequency algorithm in the PLL, a DCPLL with a constant-gain digitally controlled oscillator is developed and implemented in SMIC 0.13m 1P8M technology. Finally, the frequency acquisitions are simulated for the whole frequency range. The simulation results show that the maximum locking time of the DCPLL is four reference clock cycles. Index Terms-digitally controlled phase-locked loop (DCPLL), fast locking, digitally controlled oscillator (DCO)
I. INTRODUCTION
Phase-locked loops (PLLs) have been widely used as clock generators in integrated circuits(ICs) and systemon-chip (SoC) processors [1] , [2] . To reduce the power consumption, two power management methods which are dynamic frequency scaling(DFS) and dynamic voltage scaling(DVS) are usually implemented in SoCs [3] , [4] . The principles of the two technologies are similar: the operating frequency or supply voltage of the IC varies with the workload, even shuts down the idle circuits to minimize the power consumption. Since the maximum operating frequency is voltage-dependent, the operating frequency should be adjusted in some cases for DVS applications. Therefore, both the two technologies require the PLL to provide the correct clock in a short time when the workload is changed, or a long wait time is needed. So designing a fast locking PLL is crucial for low power ICs.
To shorten the locking time, the typical method is adjusting the loop parameters dynamically. This method can be applied to both the traditional PLLs [5] and digitally controlled PLLs(DCPLLs) [6] . For this kind of PLLs, the PLL must be stable over a wide range of bandwidth. Therefore, balancing the locking speed and stability of the PLL emerges as a new problem.
Compared with traditional PLLs, more innovative fast locking methods are applied to DCPLLs. Reference [7] obtains fast frequency acquisition by employing a digital Manuscript K is a parameter of process, voltage and temperature (PVT) variation, it is difficult to precisely predict the optimum I K to achieve the minimum locking time. Seven-cycle locking time is achieved by a high-linearity DCO [8] . However, the frequency search algorithm depends on the structure of the DCO heavily, and the frequency range of the DCO is hard to enlarge. Binary search algorithm (BSA) is widely used in DCPLLs [9] . The BSA is implemented easily and can achieve a fast locking. The maximum locking time is proportional to 2 (log ) On where n is the number of discrete frequency points in the DCO. Thereby, a trade-off among locking time, frequency range and DCO gain must be made when the BSA is utilized in a DCPLL.
In many DCO designs [9] , [10] , the period DCO t of the DCO can be defined as follows.
where max t is the maximum period of the DCO, o K is the DCO gain measured in second, and C is the code for the DCO.
From Eq.(1), it is easily derived that the code C for the period DCO t can be directly calculated if the values of o K and max t are obtained. However, the two parameters are PVT-dependent and difficult to measure. In this paper, a novel frequency search algorithm is proposed. With the proposed frequency search algorithm, C can be directly predicted by two predetermined codes and the corresponding digital phase errors. Then the DCPLL structure for the proposed search frequency is developed and the operation of the DCPLL is designed. The simulation results show that the locking time of the designed DCPLL can be decreased greatly.
The paper is organized as follows. In Section II, the frequency search algorithm is introduced and the related mathematical analysis is given. Then the structure of the proposed DCPLL is introduced in Section III and the operation of the proposed DCPLL is described in Section IV. Finally, simulation results are given in Section V. Figure 1 . DCPLL block structure A simplified block diagram of the DCPLL is shown in Fig. 1 . The block structure of DCPLL consists of a phase/frequency detector (PFD) which is usually adopted, a time-to-digital converter (TDC), a digital loop filter (DLF), a DCO, and a frequency divider (DIV).
II. PROPOSED FREQUENCY SEARCH ALGORITHM

A. The Deduction of the Algorithm
The operation of DCPLL is very similar to a charge- (2) with Eq. (1) and Eq.(6), respectively, Eq. (2) is rewritten as Eq. (7) . 
Substituting Eq. (5) into Eq. (8), Eq. (8) is rewritten as Eq. (9).
From Eq. (9), it is seen that t C can be predicted based on 1 e , 2 e , 1 C and 2 C . Compared with o K and max t , the four parameters are much easier to obtain. In addition, because t C is calculated by Eq.(9) for every initialization of the DCPLL, the proposed algorithm is PVT tolerant and can be applied to the entire frequency range of the DCPLL.
B. The Mathematical Analysis of the Algorithm
In actual condition, the predicted code error will be introduced into the loop due to the following reasons. First, the resolution of the TDC is limited and quantization noises are introduced into the loop. Second, the DCO gain is hard to keep invariant during the whole frequency range of the DCO.
Considering the quantization noise of the TDC  , Eq. (9) is rewritten as Eq.(10). C must be assigned to control the DCO before prediction.
2) As is shown in Eqs. (2) and (3), the previous phase error should be zero when the DCO are tuned by
3) To follow the definition in Eq.(1), the DCO gain should be a constant as much as possible.
4) Finally, due to several reasons such as the TDC quantization noise and non-uniform DCO gain, the prediction error isn't avoidable. The DCPLL should have the ability to eliminate the prediction error.
Considering the above requirements, the structure of the proposed DCPLL is developed which is drawn in Fig. 
It consists of a PFD, a TDC, a first-order DLF, a digital controller (DC), a loop MUX(LMUX), a DCO, a DIV, and a zero phase restart controller (ZPRC).
The DC is utilized to implement the proposed algorithm described as Eq. (14), and control the operation of the DCPLL by the signal En_fre and the code C C is assigned to control the DCO, the module ZPRC drawn in Fig. 2 The DCO gain of several DCO structures can be designed as a constant [9] - [11] . In this paper, the DCO structure [11] is adopted for convenience which is drawn in Fig. 3 . It is shown that the DCO has nine stages. To change the frequency of the DCO, each stage of DCO is in parallel with a set of 37 tri-state inverters.
Due to the discussion in Eq. (11), it is seen that most TDC structures are suitable for the proposed DCPLL structure. The TDC structure proposed is adopted in this paper for convenience [12] .
The DLF is a common first-order digital loop filter except a MUX is inserted in the integral path. The extra MUX is used to insert the predicted code by Eq. (14) in the DLF when the DCPLL enters the last step.
IV. OPERATION OF THE PROPOSED DCPLL
The operation of the DCPLL is divided into four steps which are named as step0~3. The details are described in the following.
A. Step 0
Seen from Fig. 4 , when the system reset signal in_Reset is high, En_fre is reset to high and remains high until the DCPLL enters step3, the status of the DCPLL is reset to step0, the PFD and the DIV stop working due to the high level of Reset_fre, and the DC assigns the middle code as the first code 1 C to control the DCO. When in_Reset is low, Reset_fre turns low after one rising and one falling edge of 
B. Step 1
When the DCPLL enters step 1, ResetD turns high which is resulted by the positive pulse of Update shown in Fig. 2 
D. Step 3
The operation of the DCPLL in step 3 is very similar to the operation of the traditional PLL. Based on the operation of the traditional PLL, the phase error will be increased if the prediction error exists. If the phase error due to the prediction error can be sensed by the TDC, the prediction error will be eliminated by the DCPLL in step 3.
V. SIMULATION RESULTS
To verify the proposed algorithm, a DCPLL is designed. In the DCPLL, The DCO and TDC are implemented in SMIC 0.13m 1P8M technology. The period and  of the DCO with the code are drawn in The average resolution of the TDC is 1ns. To reduce the verification time, the simulations are made by the HSIM-VCS DKI co-simulation method which is widely used in the simulation of the mixed-signal circuits. In the cosimulation method, The DCO and TDC are simulated by spice simulator HSIM. The other blocks are described with synthesizable codes in Verilog and simulated by verilog simulator VCS. An example of the frequency acquisition when the DCPLL locks to 600MHz is also shown in Fig. 6 . In the Fig.6 , the frequency of the reference clock is 4 MHz, the frequency divider ratio is 150. In the simulations, the locking time is defined as from the time when Reset_fre falls in step0 to the time when the code is predicted where the corresponding phase error is smaller than 5% of REF t in step2. From the figure, it is seen that with two sensed phase errors, the DCPLL predicts the desired code is 323. Then the DCPLL enters step3 to eliminate the remaining frequency error. The maximum phase error is 2.88ns which is less than 2% of
Finally, the frequency acquisitions for the whole frequency range are simulated by HSIM-VCS DKI cosimulation method, and the maximum locking time is 4
REF t
for the whole frequency range. Compared with the presented methods [3, [5] [6] [7] , the proposed DCPLL has the shortest locking time.
